

Attorney Docket No. Intel Corporation : 10559-277001

Amendment to the Claims:

This listing of claims replaces all prior versions, and listings, of claims in the application:

1. (Previously Presented) A computer implemented method comprising:

assigning a state to a plurality of control bits, wherein the state is a first state when a first debugging mode is to be selected by the invocation of a first debug handler, and wherein the state is a second state when a second debugging mode is to be selected by the invocation of a second debug handler, and wherein the state is a third state when one of a plurality of debugging modes is to be selected as a function of a current operating mode of a processor; and

invoking one of a plurality of debug handlers based on the state of the control bits, wherein the plurality of debug handlers includes the first debug handler and the second debug handler, and wherein the first debug handler comprises an emulation service routine and wherein the second debug handler comprises an exception handler.

2. (Canceled)

3. (Canceled)

Attorney Docket No. Intel Corporation : 10559-277001

4. (Previously Presented) The method of claim 1 wherein selecting the debugging mode as a function of the current operating mode of the processor comprises selecting a first debugging mode when the operating mode comprises a supervisor mode, and selecting a second debugging mode when the operating mode comprises a user mode.

5. (Previously Presented) A method comprising:
receiving an instruction;
receiving a signal;
selecting a mode of debugging as a function of the signal, wherein selecting the debugging mode comprises selecting a first debugging mode using a first debug handler when the signal is a first signal, selecting a second debugging mode using a second debug handler when the signal is a second signal, and selecting the debugging mode as a function of a current operating mode of a processor when the signal is a third signal;
invoking one of a plurality of debug handlers, wherein the plurality of debug handlers includes the first debug handler and the second debug handler; and
executing the instruction.

6. (Original) The method of claim 5 further comprising raising an exception.

Attorney Docket No. Intel Corporation : 10559-277001

7. (Original) The method of claim 5 further comprising invoking an emulation event.

8. (Original) The method of claim 5 further comprising:
sensing register contents; and
outputting register contents.

9. (Previously Presented) The method of claim 5, wherein the instruction is received by the processor, and wherein the processor is adapted to operate in a plurality of states, the method further comprising:

sensing states of the processor; and
outputting states of the processor.

10. (Previously Presented) The method of claim 5, wherein:
the first debugging mode comprises invoking an emulation event;

the second debugging mode comprises raising an exception;
and

the selecting the debugging mode as a function of a current operating mode of a processor comprises selecting the first debugging mode when a current operating mode of the processor comprises a supervisor mode and selecting the second debugging

Attorney Docket No. Intel Corporation : 10559-277001

mode when a current operating mode of the processor comprises a user mode.

11. (Previously Presented) A device comprising:
- a processor, the processor adapted to operate in a plurality of operating modes including an emulation mode;
 - a control register adapted to store the state of at least one control bit; and
 - a plurality of debug handlers, wherein the plurality of debug handlers includes a first debug handler and a second debug handler, and wherein the first debug handler comprises an emulation service routine and the second debug handler comprises an exception handler;
- wherein the processor is adapted to assign the state of the at least one control bit, wherein the state is a first state when a first debugging mode is to be selected by the invocation of a first debug handler, and wherein the state is a second state when a second debugging mode is to be selected by the invocation of a second debug handler, and wherein the state is a third state when one of a plurality of debugging modes is to be selected as a function of a current operating mode of the processor.

Attorney Docket No. Intel Corporation : 10559-277001

12. (Original) The device of claim 11, wherein the processor is adapted to select one of a plurality of debugging modes as a function of the current operating mode of the processor.

13. (Previously Presented) The device of claim 11, further comprising exception logic adapted to sense the state of the at least one control bit and to trigger an exception event as a function of the state of the at least one control bit.

14. (Previously Presented) The device of claim 11, further comprising emulation logic adapted to sense the state of the at least one control bit and to trigger an emulation event as a function of the state of the at least one control bit.

15. (Currently Amended) The device of claim 11, wherein the at least one control bit is a first control bit, the device ~~system~~ further comprising a second control register adapted to store the state of a second control bit, and wherein the mode of single-step debugging is a function of the state of the second control bit.

16. (Original) The device of claim 11, wherein the processor is a digital signal processor.

Attorney Docket No. Intel Corporation : 10559-277001

17. (Previously Presented) A device comprising:
a processor, the processor adapted to operate in a plurality of operating modes; and
a register adapted to store the state of a signal;
wherein the processor is adapted to select a debugging mode as a function of the signal, wherein selecting the debugging mode comprises selecting a first debugging mode using a first debug handler when the signal is a first signal, selecting a second debugging mode using a second debug handler when the signal is a second signal, and selecting the debugging mode as a function of a current operating mode of the processor when the signal is a third signal; and
wherein the processor is further adapted to invoke one of a plurality of debug handlers, wherein the plurality of debug handlers includes the first debug handler and the second debug handler.

18. (Original) The device of claim 17 further comprising a control register adapted to store the state of a control bit, wherein the processor is adapted to select one of the plurality of debugging modes as a function of the state of the control bit.

Attorney Docket No. Intel Corporation : 10559-277001

19. (Original) The device of claim 18, further comprising:
an exception handler; and

logic adapted to sense the state of the control bit and to
trigger an exception event as a function of the state of the
control bit.

20. (Original) The device of claim 18, further comprising
logic adapted to sense the state of the control bit and to
trigger an emulation event as a function of the state of the
control bit.

21. (Original) The device of claim 17, wherein the
processor is a digital signal processor.

22. (Canceled)

23. (Canceled)

24. (Canceled)

25. (Canceled)

26. (Canceled)

Attorney Docket No. Intel Corporation : 10559-277001

27. (Canceled)

28. (Previously Presented) The method of claim 1, wherein the first debug handler is capable of debugging the second debug handler.

29. (Canceled)

30. (Canceled)

31. (Previously Presented) The method of claim 1, further comprising using the first debug handler to debug the second debug handler.

32. (Previously Presented) The method of claim 1, further comprising determining whether to bypass said selecting one of a plurality of debugging modes as a function of a current operating mode of the processor and to instead select one of a plurality of debug modes without regard to the current operating mode of the processor.

33. (Previously Presented) The method of claim 5, wherein the selected debug mode comprises raising an exception after

Attorney Docket No. Intel Corporation : 10559-277001

executing an instruction, and wherein the current operating mode of the processor comprises a supervisor mode.

34. (Currently Amended) The device of claim 11, wherein the processor is further adapted to select the first debugging mode when the current operating mode comprises a supervisor mode and to select the second ~~operating~~ debugging mode when the current operating mode comprises a user mode.

35. (Previously Presented) The device of claim 34, wherein the first debugging mode comprises an emulation debugging mode and wherein the second debugging mode comprises an exception debugging mode.

36. (Previously Presented) The device of claim 17, wherein:

the first debugging mode comprises invoking an emulation event;

the second debugging mode comprises raising an exception; and

said selecting the debugging mode as a function of a current operating mode of a processor comprises selecting the first debugging mode when a current operating mode of the processor comprises a supervisor mode and selecting the second

Attorney Docket No. Intel Corporation : 10559-277001

debugging mode when a current operating mode of the processor comprises a user mode.

37. (Previously Presented) A method comprising:

- receiving an instruction;
- receiving a signal; and
- selecting a debugging mode, wherein said selecting a debugging mode comprises:
 - selecting an emulation debugging mode when the signal is a first signal;
 - selecting an exception debugging mode when the signal is a second signal;
 - selecting the emulation debugging mode when the signal is a third signal and when a current operating mode of a processor comprises a supervisor mode; and
 - selecting the exception debugging mode when the signal is the third signal and when the current operating mode of the processor comprises a user mode.

38. (Previously Presented) The method of claim 37, wherein the selected debugging mode comprises an exception debugging mode and wherein the current operating mode of the processor comprises a supervisor mode.

Attorney Docket No. Intel Corporation : 10559-277001

39. (Previously Presented) The method of claim 37, wherein the third signal signifies that the selected debugging mode should be one level higher than the current operating mode of the processor.